Files
proxmark3/armsrc
Chris 79afc031fc FIX: LF antenna discharge after interfer timings. As suggested by @ts And thanks to @drandreas who patiently explains fpga verilog code to me.
This introduces a new majoe mode, FPGA_MAJOR_MODE_OFF_LF,  which should ONLY be used in sending loops for LF.   Basically the PWR_LO is set HIGH in order to discharge voltage faster.

Once sending is over,  the normal FPGA_MAJOR_MODE_OFF SHALL be used.
2018-09-08 14:11:51 +02:00
..
2018-09-06 05:34:48 +02:00
2018-09-04 20:36:25 +02:00
2018-01-29 13:42:42 +01:00
2018-03-31 10:44:44 +02:00
2018-03-31 10:44:44 +02:00
2018-02-01 15:33:10 +01:00
2018-02-01 15:33:10 +01:00
2018-09-06 05:34:48 +02:00
2018-02-28 08:04:53 +01:00
2018-06-23 06:31:42 +02:00
2018-08-13 23:49:33 +02:00
2018-03-31 10:36:39 +02:00
2018-05-03 22:41:28 +02:00
2018-01-02 11:15:23 +01:00
2018-08-13 23:50:17 +02:00
2018-08-13 23:50:17 +02:00
2017-01-21 10:27:06 +01:00
2018-03-10 13:13:21 +01:00
2018-03-10 13:13:21 +01:00