Logo
Explore Help
Sign In
dash/proxmark3
1
0
Fork 0
You've already forked proxmark3
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
6436f88fb2ca74c4a5936207a237bfdff685e904
proxmark3/fpga
History
Philippe Teuwen 2f12e57408 Makefiles: remove spurious spaces/tabs
2019-03-10 11:35:03 +01:00
..
tests
Makefiles: remove spurious spaces/tabs
2019-03-10 11:35:03 +01:00
clk_divider.v
…
fpga_hf.bit
FPGA Hi-Simulate: Added 212kHz SSP-Clock option
2018-09-05 23:01:55 +02:00
fpga_hf.v
…
fpga_lf.bit
FIX: LF antenna discharge after interfer timings. As suggested by @ts And thanks to @drandreas who patiently explains fpga verilog code to me.
2018-09-08 14:11:51 +02:00
fpga_lf.v
fix: variable name
2018-09-08 14:15:05 +02:00
fpga.ucf
…
go.bat
…
hi_flite.v
…
hi_iso14443a.v
CHG: Thanks to @pwpiwi , his latest adjustments to HF.
2017-11-10 19:51:37 +01:00
hi_read_rx_xcorr.v
change: fixed xcorrelation for strong signal
2018-08-10 02:36:04 +02:00
hi_read_tx.v
change: remove jerry-riged hysteresis based receiver from hi_read_tx
2018-08-12 09:59:48 +02:00
hi_simulate.v
FPGA Hi-Simulate: Added 212kHz SSP-Clock option
2018-09-05 23:01:55 +02:00
hi_sniffer.v
…
lf_edge_detect.v
…
lo_edge_detect.v
…
lo_passthru.v
…
lo_read.v
…
lo_simulate.v
…
lp20khz_1MSa_iir_filter.v
…
Makefile
Makefiles: remove spurious spaces/tabs
2019-03-10 11:35:03 +01:00
min_max_tracker.v
…
sim.tcl
…
testbed_fpga.v
…
testbed_hi_read_tx.v
…
testbed_hi_simulate.v
…
testbed_lo_read.v
…
testbed_lo_simulate.v
…
util.v
…
xst_hf.scr
…
xst_lf.scr
…
xst_nfc.scr
…
Powered by Gitea
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API