dash/proxmark3
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

FPGA Hi-Simulate: Fixed documantation

Browse Source
This commit is contained in:
AntiCat
2018-09-05 22:23:20 +02:00
parent 6ca899d130
commit cef5dc4e83
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
fpga/hi_simulate.v
View File

@@ -51,8 +51,8 @@ begin
end end
// Divide 13.56 MHz by 32 to produce the SSP_CLK // Divide 13.56 MHz to produce various frequencies for SSP_CLK
// The register is bigger to allow higher division factors of up to /128 // and modulation. 11 bits allow for factors of up to /128.
reg [10:0] ssp_clk_divider; reg [10:0] ssp_clk_divider;
always @(posedge adc_clk) always @(posedge adc_clk)
@@ -106,7 +106,7 @@ reg ssp_din;
always @(posedge ssp_clk) always @(posedge ssp_clk)
ssp_din = after_hysteresis; ssp_din = after_hysteresis;
// Modulating carrier frequency is fc/16, reuse ssp_clk divider for that // Modulating carrier frequency is fc/64 (212kHz) to fc/16 (848kHz). Reuse ssp_clk divider for that.
reg modulating_carrier; reg modulating_carrier;
always @(mod_type or ssp_clk or ssp_dout) always @(mod_type or ssp_clk or ssp_dout)
if(mod_type == 3'b000) if(mod_type == 3'b000)