iso14444a: minor FPGA bugfix
This commit is contained in:
BIN
fpga/fpga.bit
BIN
fpga/fpga.bit
Binary file not shown.
@@ -252,8 +252,6 @@ begin
|
|||||||
// check timing of a falling edge in reader signal
|
// check timing of a falling edge in reader signal
|
||||||
if (pre_after_hysteresis && ~after_hysteresis)
|
if (pre_after_hysteresis && ~after_hysteresis)
|
||||||
reader_falling_edge_time[3:0] <= negedge_cnt[3:0];
|
reader_falling_edge_time[3:0] <= negedge_cnt[3:0];
|
||||||
else
|
|
||||||
reader_falling_edge_time[3:0] <= 4'd8;
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
@@ -333,7 +331,7 @@ begin
|
|||||||
after_hysteresis_prev3 <= after_hysteresis;
|
after_hysteresis_prev3 <= after_hysteresis;
|
||||||
bit3 <= curbit;
|
bit3 <= curbit;
|
||||||
end
|
end
|
||||||
if(negedge_cnt == 7'd47)
|
if(negedge_cnt == 7'd49)
|
||||||
begin
|
begin
|
||||||
after_hysteresis_prev4 <= after_hysteresis;
|
after_hysteresis_prev4 <= after_hysteresis;
|
||||||
bit4 <= curbit;
|
bit4 <= curbit;
|
||||||
|
|||||||
Reference in New Issue
Block a user